TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS017

CMOS 18-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)

■ CD4006B types are composed of 4 separate shift register sections: two sections of four stages and two sections of five stages with an output tap at the fourth stage. Each section has an independent single-rail data path.

A common clock signal is used for all stages. Data are shifted to the next stage on negative-going transitions of the clock. Through appropriate connections of inputs and outputs, multiple register sections of 4, 5, 8, and 9 stages or single register sections of 10, 12, 13, 14, 16, 17 and 18 stages can be implemented using one CD4006B package. Longer shift register sections can be assembled by using more than one CD4006B.

To facilitate cascading stages when clock rise and fall times are slow, an optional output (D_1+4') that is delayed one-half clock-cycle, is provided (see Truth Table for Output from Term. 2).

The CD4006B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


Features:

- Fully static operation
- Shifting rates up to 12 MHz @ 10 V (typ.)
- 100% tested for guiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

92CS - 17887R1


Serial shift registers
F requency division
Time delay circuits




CD4006B Types



D	CL▲	D + 1
0	7	0
1		1
x	1	NC




	D ₁ +4	CL▲	D ₁ +4'
	0		0
	1	5	. 1
	X	\sim	NC
OUT IF 4 th OR 5 th STAGE	1 = HIGH 0 = LOW NC = NO CH	X A	= DON'T CARE = LEVEL CHANGE



RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIMITS		UNITS
	(V)	Min.	Max.	1
Supply-Voltage Range (For T _A = Full Package Temperature Range)	_	3	18	v
Clock Pulse Width, t _W	5 10 15	180 80 50		ns
Data Setup Time, t _S	5 10 15	100 50 40		ns
Data Hold Time, t _H	5 10 15	60 40 30	- - -	ns
Clock Rise or Fall Time: t _r , t _f	5,10, 15	_	15	μS
Clock Input Frequency, f _{CL}	5 10 15	- - -	2.5 5 7	MHz

TERMINAL ASSIGNMENT




9205-28974

CD4006B Types


MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For $T_A = \pm 100^{\circ}C$ to $\pm 125^{\circ}C$ Derate Linearity at $12 \text{mW/}^{\circ}C$ to 200mW
101 1A - 1100 0 10 + 120 0 Derate Linearity at 12mw/°C to 200mw
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

STATIC ELECTRICAL CHARACTERISTICS


CHARACTER-				LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
ISTIC	Vo	VIN	VDD						+25		
	(v)	(V)	(V)	55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA
L	_	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
OH minit	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5	0.05					0	0.05	
Low-Level, VOL Max.	_	0,10	10		0	.05		-	0	0.05	
VOL WAX.		0,15	15		0	.05		_	0	0.05	v
Output Voltage:	-	0,5	5	4.95 4.				4.95	5		v
High-Level,	_	0,10	10		9	.95		9,95	10	-	
VOH Min.	-	0,15	15	14,95				14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5		-		1.5	
Voltage,	1, 9	-	10		_	3			—	3	
VIL Max. Input High Voltage,	1.5,13.5	-	15			4		. —	-	4	.,
	0.5, 4.5	-	5		3.5				-	—	v
	1, 9	-	10	_	7					-	
VIH Min.	1.5,13.5	-	15	11				11		—	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ




characteristics.



3




DRAIN-TO-SOURCE VOLTAGE (VDS)-V



DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C; Input $t_i, t_i = 20$ ns,

 $C_{\rm L}=50 \; \rho F, \; R_{\rm L}=200 \; k \Omega$

CHARACTERISTIC	TEST CONDITIONS		UNITS			
CHARACTERISTIC	V _{DD} (V)	MIN. TYP.		MAX.	UNITS	
Propagation Delay Time,	5	—	200	400		
TPHL, TPLH	10	-	100	200	ns	
	s 15	—	80	160		
Transition Time,	5		100	200	1	
tTHL, TTLH	10	_	50	100	ns	
	15	_	40	80		
Minimum Data Setup Time,	5		50	100	1	
ts	10	—	25	50	ns	
	15	—	20	40		
Minimum Clock Pulse Width,	5		100	200		
tw	10	_	45	90	ns	
	15	—	30	60		
Maximum Clock Input	5	2.5	5	-	1	
Frequency, fcL	10	5	10	-	MHz	
	15	7	14	-		
Maximum Clock Input Rise or	5		_	15		
Fall Time, trCL, trCL*	10	—	1 –	15	μs	
	15	—	-	15		
Input Capacitance, CIN	Any Input	_	5	7.5	pF	






Fig. 8 - Typical propagation delay time as a function of load capacitance.





Fig. 9 – Typical dyanamic power dissipation as a function of clock frequency.

*If more than one unit is cascaded t_{CL} should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.








Fig. 10 - Dynamic power dissipation test circuit.

YDD

∳ VSS

NOTE:

9205-27402

INPUTS

° Vss




Fig. 11 - Quiescent device current test circuit.





Fig. 12 - Input voltage test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as in-dicated. Grid graduations are in mils (10^{-3} inch).

Dimensions and pad layout for CD4006BH.

COMMERCIAL CMOS HIGH VOLTAGE ICS

٠

3

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4006BE	OBSOLETE	PDIP	Ν	14	TBD	Call TI	Call TI
CD4006BF3A	ACTIVE	CDIP	J	14 1	TBD	A42 SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated